[1] Hartenstein R. A decade of reconfigurable computing:A visionary retrospective [C]// Proceedings of the Conference on Design, Automation and Test in Europe. Munich, Germany, 2001:642-649.
[2] Compton L, Hanks S. Reconfigurable computing:A survey of systems and software[J]. ACM Computing Surveys, 2002, 34(2):171-210.
[3] Singh H, Lee M H, Lu G M, et al. MorphoSys:An integrated reconfigurable system for data-parallel and computation-intensive applications[J]. IEEE Transaction on Computers, 2000, 49(5):465-481.
[4] 姚于斌. 面向图像处理的可重构处理器结构设计研究[D]. 上海:上海交通大学微电子学院, 2008.
Yao Yubin. Research and Design on Reconfigurable Coprocessor Architecture for Image-Processing Application [D]. Shanghai:School of Microelectronics, Shanghai Jiaotong University, 2008(in Chinese).
[5] Yiannacouras P, Steffen J G, Rose J. Portable, flexible, and scalable soft vector processors[J]. IEEE Transaction on Very Large Scale Integration(VLSI) Systems, 2012, 20(8):1429-1442.
[6] Dou Y, Lu Y C. LEAP:A data driven loop engine on the array processor [C]//International Workshop on Advanced Parrallel Processing Technology. Xiamen, China, 2003:12-22.
[7] Beauchamp M J, Hauck S, Underwood K D, et al. Architectural modifications to enhance the float-point performance of FPGAs [J]. IEEE Transactions on Very Large Scale Integration System, 2008, 16(1):177-187.
[8] Ho C H, Yu C W, Leong P, et al. Floating-point FPGA:Architecture and modeling[J]. IEEE Transactions on Very Large Scale Integration Systems, 2009, 17(12):1709-1718.
[9] Jo M, Arava V K P, Yang H, et al. Implementation of floating-point operations for 3D graphics on a coarse-grained reconfigurable architecture[C]// Proceedings of the 20th IEEE International SOC Conference. Hsin Chu, Taiwan, China, 2007:127-130.
[10] Jo M, Lee D, Choi K. Chip implementation of a coarse-grained reconfigurable architecture supporting floating-point operations [C]// Proceedings of the 5th International SOC Design Conference. Busan, South Korea, 2008:29-30.
[11] Lee D, Jo M, Han K, et al. FloRA:coarse-grained reconfigurable architecture with floating-point operation
capability[C]//Proceedings of the 2009 International Conference on Field-Programmable Technology. Sydney, Australia, 2009:376-379.
[12] Jo M, Lee D, Han K, et al. Design of a coarse-grained
reconfigurable architecture with floating-point support and comparative study[J]. Integration the VLSI Journal, 2013, 47(2):232-241.
[13] IEEE. Floating-Point Arithmetic [S]. New York:IEEE, 2008.
[14] Brunelli C, Garzia F, Rossi D, et al. A coarse-grain reconfigurable architecture for multimedia applications supporting subword and floating-point calculations[J]. Journal of Systems Architecture, 2010, 56(1):38-47.
[15] Brunelli C, Garzia F, Nurmi J. A coarse-grain reconfig-urable architecture for multimedia applications featuring subword computation capabilities [J]. Journal of Real-Time Image, 2008, 3(1/2):21-32.
[16] Brunelli C, Cinelli F, Rossi D, et al. A VHDL model and implementation of a coarse-grain reconfigurable coprocessor for a RISC core [C]//Research in Microelectronics and Electronics. Otranto, Italia, 2006:229-232.